70
P. Kumar et al.
58. T. Jiang, S.-K. Ryu, Q. Zhao, J. Im, R. Huang, P.S. Ho, Measurement and analysis of thermal
stresses in 3D integrated structures containing through-silicon-vias. Microelectron. Reliab. 53,
53–62 (2013)
59. K. Ohta, A. Hirate, Y. Miyachi, T. Shimizu, S. Shingubara, All-wet TSV filling with highly
adhesive displacement plated Cu seed layer, in 3DIC: International 3D Systems Integration
Conference, 31 Aug–2 Sept 2015 (IEEE, Sendai, 2015), p. TS8.4.1
60. Q. Cui, X. Sun, Y. Zhu, S. Ma, J. Chen, M. Miao, Y. Jin, Design and optimization of redistribution layer (RDL) on TSV interposer for high frequency applications, in ICEPT-HDP:
International Conference on Electronic Packaging Technology and High Density Packaging,
8–11 Aug 2011 (IEEE, Shanghai, 2011), p. 1
61. IBM 3D Semiconductor & Packaging Technology for Systems http://researcher.ibm.com/
researcher/view_group.php?id=4436. Accessed 21 June 2016
P. Kumar et al.
58. T. Jiang, S.-K. Ryu, Q. Zhao, J. Im, R. Huang, P.S. Ho, Measurement and analysis of thermal
stresses in 3D integrated structures containing through-silicon-vias. Microelectron. Reliab. 53,
53–62 (2013)
59. K. Ohta, A. Hirate, Y. Miyachi, T. Shimizu, S. Shingubara, All-wet TSV filling with highly
adhesive displacement plated Cu seed layer, in 3DIC: International 3D Systems Integration
Conference, 31 Aug–2 Sept 2015 (IEEE, Sendai, 2015), p. TS8.4.1
60. Q. Cui, X. Sun, Y. Zhu, S. Ma, J. Chen, M. Miao, Y. Jin, Design and optimization of redistribution layer (RDL) on TSV interposer for high frequency applications, in ICEPT-HDP:
International Conference on Electronic Packaging Technology and High Density Packaging,
8–11 Aug 2011 (IEEE, Shanghai, 2011), p. 1
61. IBM 3D Semiconductor & Packaging Technology for Systems http://researcher.ibm.com/
researcher/view_group.php?id=4436. Accessed 21 June 2016