References
499
8. M. Banga, M.S. Hsiao, A region based approach for the identiftcation of hardware Trojans, in
IEEE International Workshop on Hardware-Oriented Security and Trust, 2008. HOST 2008
(2008), pp. 40–47, https://doi.org/10.1109/hst.2008.4559047
9. M. Banga, M.S. Hsiao, VITAMIN: voltage inversion technique to ascertain malicious insertions
in ICs, IEEE International Workshop on in Hardware-Oriented Security and Trust, 2009. HOST
’09 (2009), pp. 104–107, https://doi.org/10.1109/hst.2009.5224960
10. M. Banga, M.S. Hsiao, A novel sustained vector technique for the detection of hardware
Trojans, in 22nd International Conference on VLSI Design (2009), pp. 327–332, https://doi.
org/10.1109/vlsi.design.2009.22
11. M. Banga, Partition based approaches for the isolation and detection of embedded Trojans
in ICs. Master’s thesis, Faculty of Virginia Polytechnic Institute and State University,
09 2008, http://scholar.lib.vt.edu/theses/available/etd-09042008-155719/unrestricted/MS_The
sis_Mainak.pdf
12. M. Banga, M. Chandrasekar, L. Fang, M.S. Hsiao, Guided test generation for isolation and
detection of embedded Trojans in ICs, in GLSVLSI ’08: Proceedings of the 18th ACM Great
Lakes Symposium on VLSI. New York, NY, USA (ACM, 2008), pp. 363–366. ISBN 978-159593-999-9. http://doi.acm.org/10.1145/1366110.1366196
13. A. Baumgarten, M. Steffen, M. Clausman, J. Zambreno, A case study in hardware Trojan
design and implementation. Int. J. Inf. Secur. 10, 1–14. ISSN 1615-5262, http://dx.doi.org/10.
1007/s10207-010-0115-0
14. G. Bloom, R. Simha, B. Narahari, OS support for detecting Trojan circuit attacks, in IEEE
International Workshop on Hardware-Oriented Security and Trust, 2009. HOST ’09 (2009),
pp. 100–103, https://doi.org/10.1109/hst.2009.5224959
15. R. Chakraborty, F. Wolff, S. Paul, C. Papachristou, S. Bhunia, MERO: a statistical approach
for hardware trojan detection, in Cryptographic Hardware and Embedded Systems—CHES,
ed. by C. Clavier, K. Gaj. Volume 5747 of Lecture Notes in Computer Science (Springer,
Berlin/Heidelberg, 2009), pp. 396–410, https://doi.org/10.1007/978-3-642-04138-9_28
16. R.S. Chakraborty, S. Paul, S. Bhunia, On-demand transparency for improving hardware Trojan
detectability, in IEEE International Workshop on Hardware-Oriented Security and Trust, 2008.
HOST 2008 (2008), pp. 48–50, https://doi.org/10.1109/HST2008.4559048
17. Z. Chen, X. Guo, A. Nagesh, M. Reddy, A. Maiti, Hardware Trojan Designs on BASYS FPGA
Board (2008), http://filebox.vt.edu/users/xuguo/homepage/publications/csaw08.pdf
18. DARPA, Trust in Integrated circuits (TIC) (2007), http://www.darpa.mil/MTO/solicitations/
baa07-24/index.html
19. A. Das, G. Memik, J. Zambreno, A. Choudhary, Detecting/preventing information leakage on
the memory bus due to malicious hardware, in Design, Automation & Test in Europe Conference
& Exhibition (DATE) 2010 (2010), pp. 861–866, http://portal.acm.org/citation.cfm?id=187
1135
20. Defense Science Board, Department of Defense, U.S.A. High Performance Microchip supply,
http://www.cra.org/govaffairs/images/2005-02-HPMS_Report_Final.pdf, 02 2005
21. D. Du, S. Narasimhan, R. Chakraborty, S. Bhunia, Self-referencing: a scalable side-channel
approach for hardware Trojan detection, in Cryptographic Hardware and Embedded Systems,
CHES 2010, ed. by S. Mangard, F.-X. Standaert. Volume 6225 of Lecture Notes in Computer
Science (Springer, Berlin/Heidelberg, 2010), pp. 173–187, http://dx.doi.org/10.1007/978-3642-15031-9_12
22. M. Hicks, M. Finnicum, S.T. King, M.M.K. Martin, J.M. Smith, Overcoming an untrusted
computing base: detecting and removing malicious hardware automatically, in 2010 IEEE
Symposium on Security and Privacy (SP) (2010), pp. 159–172, https://doi.org/10.1109/sp.201
0.18
23. S. Jha, S.K. Jha, Randomization based probabilistic approach to detect Trojan circuits, in High
Assurance Systems Engineering Symposium, 2008. HASE 2008. 11th IEEE (2008), pp. 117–
124, https://doi.org/10.1109/hase.2008.37
24. Y. Jin, Y. Makris, Hardware Trojans in wireless cryptographic ICs. Des. Test Comput. IEEE
27(1), 26–35 (2010). ISSN 0740-7475. https://doi.org/10.1109/mdt.2010.21
499
8. M. Banga, M.S. Hsiao, A region based approach for the identiftcation of hardware Trojans, in
IEEE International Workshop on Hardware-Oriented Security and Trust, 2008. HOST 2008
(2008), pp. 40–47, https://doi.org/10.1109/hst.2008.4559047
9. M. Banga, M.S. Hsiao, VITAMIN: voltage inversion technique to ascertain malicious insertions
in ICs, IEEE International Workshop on in Hardware-Oriented Security and Trust, 2009. HOST
’09 (2009), pp. 104–107, https://doi.org/10.1109/hst.2009.5224960
10. M. Banga, M.S. Hsiao, A novel sustained vector technique for the detection of hardware
Trojans, in 22nd International Conference on VLSI Design (2009), pp. 327–332, https://doi.
org/10.1109/vlsi.design.2009.22
11. M. Banga, Partition based approaches for the isolation and detection of embedded Trojans
in ICs. Master’s thesis, Faculty of Virginia Polytechnic Institute and State University,
09 2008, http://scholar.lib.vt.edu/theses/available/etd-09042008-155719/unrestricted/MS_The
sis_Mainak.pdf
12. M. Banga, M. Chandrasekar, L. Fang, M.S. Hsiao, Guided test generation for isolation and
detection of embedded Trojans in ICs, in GLSVLSI ’08: Proceedings of the 18th ACM Great
Lakes Symposium on VLSI. New York, NY, USA (ACM, 2008), pp. 363–366. ISBN 978-159593-999-9. http://doi.acm.org/10.1145/1366110.1366196
13. A. Baumgarten, M. Steffen, M. Clausman, J. Zambreno, A case study in hardware Trojan
design and implementation. Int. J. Inf. Secur. 10, 1–14. ISSN 1615-5262, http://dx.doi.org/10.
1007/s10207-010-0115-0
14. G. Bloom, R. Simha, B. Narahari, OS support for detecting Trojan circuit attacks, in IEEE
International Workshop on Hardware-Oriented Security and Trust, 2009. HOST ’09 (2009),
pp. 100–103, https://doi.org/10.1109/hst.2009.5224959
15. R. Chakraborty, F. Wolff, S. Paul, C. Papachristou, S. Bhunia, MERO: a statistical approach
for hardware trojan detection, in Cryptographic Hardware and Embedded Systems—CHES,
ed. by C. Clavier, K. Gaj. Volume 5747 of Lecture Notes in Computer Science (Springer,
Berlin/Heidelberg, 2009), pp. 396–410, https://doi.org/10.1007/978-3-642-04138-9_28
16. R.S. Chakraborty, S. Paul, S. Bhunia, On-demand transparency for improving hardware Trojan
detectability, in IEEE International Workshop on Hardware-Oriented Security and Trust, 2008.
HOST 2008 (2008), pp. 48–50, https://doi.org/10.1109/HST2008.4559048
17. Z. Chen, X. Guo, A. Nagesh, M. Reddy, A. Maiti, Hardware Trojan Designs on BASYS FPGA
Board (2008), http://filebox.vt.edu/users/xuguo/homepage/publications/csaw08.pdf
18. DARPA, Trust in Integrated circuits (TIC) (2007), http://www.darpa.mil/MTO/solicitations/
baa07-24/index.html
19. A. Das, G. Memik, J. Zambreno, A. Choudhary, Detecting/preventing information leakage on
the memory bus due to malicious hardware, in Design, Automation & Test in Europe Conference
& Exhibition (DATE) 2010 (2010), pp. 861–866, http://portal.acm.org/citation.cfm?id=187
1135
20. Defense Science Board, Department of Defense, U.S.A. High Performance Microchip supply,
http://www.cra.org/govaffairs/images/2005-02-HPMS_Report_Final.pdf, 02 2005
21. D. Du, S. Narasimhan, R. Chakraborty, S. Bhunia, Self-referencing: a scalable side-channel
approach for hardware Trojan detection, in Cryptographic Hardware and Embedded Systems,
CHES 2010, ed. by S. Mangard, F.-X. Standaert. Volume 6225 of Lecture Notes in Computer
Science (Springer, Berlin/Heidelberg, 2010), pp. 173–187, http://dx.doi.org/10.1007/978-3642-15031-9_12
22. M. Hicks, M. Finnicum, S.T. King, M.M.K. Martin, J.M. Smith, Overcoming an untrusted
computing base: detecting and removing malicious hardware automatically, in 2010 IEEE
Symposium on Security and Privacy (SP) (2010), pp. 159–172, https://doi.org/10.1109/sp.201
0.18
23. S. Jha, S.K. Jha, Randomization based probabilistic approach to detect Trojan circuits, in High
Assurance Systems Engineering Symposium, 2008. HASE 2008. 11th IEEE (2008), pp. 117–
124, https://doi.org/10.1109/hase.2008.37
24. Y. Jin, Y. Makris, Hardware Trojans in wireless cryptographic ICs. Des. Test Comput. IEEE
27(1), 26–35 (2010). ISSN 0740-7475. https://doi.org/10.1109/mdt.2010.21