50
Network-on-Chip
Grot, B., Hestness, J., Keckler, S. W., and Mutlu, O. 2009. Express cube topologies
for on-chip interconnects. Proceedings of the International Symposium on HighPerformance Computer Architecture, pp. 163–174, Raleigh, NC.
Guerrier, P. and Greiner, A. 2000. A generic architecture for on-chip packet-switched
interconnections. Proceedings of the Design, Automation and Test in Europe,
pp. 250–256, Paris, France.
Hansson, A., Goossens, K., and Radulescu, A. 2007. Avoiding message-dependent
deadlock in network-based systems on chip. VLSI Design, Hindawi Publishing
Corporation, vol. 2007, article id. 95859, pp. 1–10.
Hossain, H., Akbar, M., and Islam, M. 2005. Extended-butterfly fat-tree interconnection (EFTI) architecture for network-on-chip. IEEE Pacific Rim Conference on
Communication, Computers, and Signal Processing, pp.  613–616, Victoria, British
Columbia, Canada.
Jeang, Y. L., Huang, W. H., and Fang, W. F. 2004. A binary tree architecture for
application specific network on chip (ASNOC) design. Proceedings of the
IEEE Asia-Pacific Conference on Circuits and Systems, pp. 877–880, Tainan,
Taiwan.
Karim, F., Nguyen, A., and Dey, S. 2002. An interconnect architecture for networking
systems on chips. IEEE Micro, vol. 22, no. 5, pp. 36–45.
Kim, J., Balfour, J., and Dally, W. J. 2007. Flattened butterfly topology for on-chip networks. Computer Architecture Letters, vol. 6, no. 2, pp. 3–40.
Kumar, A., Peh, L. S., Kundu, P., and Jha, N. K. 2007. Express virtual channels: Towards
the ideal interconnection fabric. Proceedings of the International Symposium on
Computer Architecture, pp. 433–436, San Diego, CA.
Kumar, S., Jantsch, A., Soininen, J. P., Forsell, M., Millberg, M., Oberg, J., Tiensyrja, K.,
and Hemani, A. 2002. A network on chip architecture and design methodology.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp. 117–124,
Pittsburgh, PA.
Kundu, S. and Chattopadhyay, S. 2008a. Mesh-of-tree deterministic routing for
network-on-chip architecture. ACM Great Lake Symposium on VLSI, pp. 343–346,
Orlando, FL.
Kundu, S. and Chattopadhyay, S. 2008b. Network-on-chip architecture design based
on mesh-of-tree deterministic routing topology. International Journal for High
Performance Systems Architecture, vol. 1, no. 3, pp. 163–182.
Kundu, S., Soumya, J., and Chattopadhyay, S. 2012. Design and evaluation of meshof-tree based network-on-chip using virtual channel router. Microprocessors and
Microsystems, vol. 36, no. 6, pp. 471–488.
Millberg, M., Nilsson, E., Thid, R., and Jantsch, A. 2004. Guaranteed bandwidth using
looped containers in temporally disjoint networks within the Nostrum network
on chip. Proceedings of the Design, Automation, and Test in Europe, pp. 890–895, Paris,
France.
Murali, S., Theocharides, T., Vijaykrishnan, N., Irwin, M. J., Benini, L., and Micheli, G.
D. 2005. Analysis of error recovery schemes for networks on chips. Proceedings
of the IEEE Design and Test of Computers, pp. 434–442.
OCP. 2003. Open Core Protocol. Available at: http://www.ocpip.org.
Pande, P. P., Grecu, C., Ivanov, A., and Saleh, R. 2003a. Design of a switch for network
on chip applications. Proceedings of the International Symposium on Circuits and
Systems, vol. 5, pp. 217–220, Bangkok, Thailand.