49
Interconnection Networks in Network-on-Chip
Banerjee, A., Mullins, R., and Moore, S. 2007. A power and energy exploration
of network-on-chip architectures. Proceedings of International Symposium on
Networks-on-Chip, pp. 163–172, Princeton, NJ.
Banerjee, N., Vellanki, P., and Chata, K. S. 2004. A power and performance model for
network on chip architecture. Proceedings of the IEEE Design, Automation and Test
in Europe Conference and Exhibition, pp. 1250–1255, Paris, France.
Bertozzi, D. and Benini, L. 2004. Xpipes: A network-on-chip architecture for gigascale
systems-on-chip. IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18–31.
Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., and
Micheli, G. D. 2005. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems,
vol. 16, no. 2, pp. 113–129.
Bolotin, E., Cidon, I., Ginosar, R., and Kolodny, A. 2004. QNoC: QoS architecture and
design process for network on chip. Journal of Systems Architecture: the Euromicro
Journal (special issue), vol. 50, no. 2/3, pp. 105–128.
Chiu, G. M. 2000. The odd-even turn model for adaptive routing. IEEE Transactions on
Parallel and Distributed Systems, vol. 11, no. 7, pp. 729–738.
Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A. 2004.
Spidergon: A novel on-chip communication network. Proceedings of the
International Symposium on System on Chip, p. 15, Tampere, Finland.
Dally, W. J. 1991. Express cubes: Improving the performance of k-ary n-cube interconnection networks. IEEE Transactions on Computers, vol. 40, no. 9, pp. 1016–1023.
Dally, W. J. 1992. Virtual-channel flow control. IEEE Transactions on Parallel and
Distributed Systems, vol. 3, no. 2, pp. 194–205.
Dally, W. J. and Seitz, C. L. 1986. The torus routing chip. Journal of Distributed
Computing, vol. 1, no. 4, pp. 187–196.
Dally, W. J. and Seitz, C. L. 1987. Deadlock-free message routing in multiprocessor
interconnection networks. IEEE Transactions on Computers, vol. C-36, no. 5,
pp. 547–553.
Dally, W. J. and Towles, B. 2001. Route packets, not wires: On-chip interconnection networks. Proceedings of the Design Automation Conference, pp. 683–689, Las Vegas, NV.
Dally, W. J. and Towles, B. 2004. Principles and Practices of Interconnection Networks.
Morgan Kaufmann Publishers, San Francisco, CA.
Decina, M., Trecordi, V., and Zanolini, G. 1991. Throughput and packet loss in deflection routing multichannel-metropolitan area networks. IEEE GLOBECOM,
pp. 1200–1208, Phoenix, AZ.
Duato, J. 1993. A new theory of deadlock-free adaptive routing in wormhole networks.
IEEE Transactions On Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320–1331.
Duato, J., Yalamanchili, S., and Ni, L. 2003. Interconnection Networks: An Engineering
Approach. Morgan Kaufmann Publishers, San Francisco, CA.
Glass, C. J. and Ni, L. M. 1992. The turn model for adaptive routing. International
Symposium on Computer Architecture, pp. 278–287, Gold Coast, Australia.
Glass, C. J. and Ni, L. M. 1994. The turn model for adaptive routing. Journal of the
ACM, vol. 41, no. 5, pp. 874–902.
Goossens, K., Dielissen, J., and Radulescu, A. 2005. The Æthereal network on chip:
Concepts, architectures, and implementations. IEEE Design and Test of Computers,
vol. 22, no. 5, pp. 21–31.
Greenberg, H. J. and Hajek, B. 1992. Deflection routing in hypercube networks. IEEE
Transactions on Communications, vol. COM-40, no. 6, pp. 1070–1081.