351
Three-Dimensional Integration of Network-on-Chip
References
Bashirullah, R., Liu, W., and Cavin, R. K. 2003. Current-mode signaling in deep submicrometer global interconnects. IEEE Transactions on Very Large Scale Integration
(VLSI) Systems, vol. 11, no. 3, pp. 406–417.
Beyne, E. 2006. The rise of the 3rd dimension for system integration. Proceedings of
IEEE International Interconnect Technology Conference, Burlingame, CA, IEEE,
pp. 1–5, June 5–7.
Carloni, L. P., Pande, P. P., and Yuan, X. 2009. Networks-on-Chip in emerging interconnect paradigms: Advantages and challenges. Proceedings of ACM/IEEE International
Symposium on Networks-on-Chips, San Diego, CA, IEEE, pp. 93–102, May 10–13.
Chang, M. F. et al. 2008. CMP network-on-chip overlaid with multi-band RF interconnect. Proceedings of International Symposium on High-Performance Computer
Architecture, Salt Lake City, UT, IEEE, pp. 191–202, February 16–20.
Chen, G., Chen, H., Haurylau, M., Nelson, N. A., Albonesi, D. H., Fauchet, P. M., and
Friedman, E. G. 2007. Predictions of CMOS compatible on-chip optical interconnect. Integration, the VLSI Journal, vol. 40, no. 4, pp. 434–446.
Cianchetti, M. J., Kerekes, J. C., and Albonesi, D. H. 2009. Phastlane: A rapid transit optical routing network. International Symposium on Computer Architecture
Austin, Texas, USA, ACM, pp. 441–450, 20–24 June.
Davis, W. R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A. M., Steer, M.,
and Franzon, P. D. 2005. Demystifying 3D ICs: The pros and cons of going
vertical. IEEE Design and Test of Computers, IEEE, vol. 22, no. 6, pp.  498–510,
November–December.
Deodhar, V. V. and Davis, J. A. 2005. Optimization of throughput performance for
low-power VLSI interconnects. IEEE Transactions on Very Large Scale Integration
(VLSI) Systems, vol. 13, no. 3, pp. 308–318.
Feero, B. S. and Pande, P. P. 2009. Networks-on-chip in a three dimensional environment:
A performance evaluation. IEEE Transactions on Computers, vol. 58, no. 1, pp. 32–45.
Flic, J. and Bertozzi, D. 2010. Designing Network On-Chip Architectures in the Nanoscale
Era. Chapman & Hall/CRC Computational Science, Boca Raton, FL.
Gu, H., Xu, J., and Wang, Z. 2008. A low-power low-cost optical router for optical
network-on-chip in multiprocessor system-on-chips. Proceedings of IEEE
Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, Florida, IEEE,
pp. 19–24, May 13–15.
Gunn, C. 2006. CMOS photonics for high-speed interconnects. IEEE Micro, IEEE,
vol. 26, no. 2, pp. 58–66, March–April.
Haurylau, M., Chen, G., Chen, H., Zhang, J., Nelson, N. A., Albonesi, D. H., Friedman,
E. G., and Fauchet, P. M. 2006. IEEE Journal of Selected Topics in Quantum
Electronics, IEEE, vol. 12, no. 6, pp. 1699–1705.
Jacob, P., Erdogan, O., Zia, A., Belemjian, P. M., Kraft, R. P., and McDonald, J. F. 2005.
Predicting the performance of a 3D processor-memory stack. IEEE Design and
Test of Computers, IEEE, vol. 22, no. 6, pp. 540–547, November–December.
Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., and Kandemir, M. 2006.
Design and management of 3D chip multiprocessors using network-in-memory.
Proceedings of IEEE International Symposium on Computer Architecture, Boston,
MA, IEEE, pp. 130–142, June 17–21.