352
Network-on-Chip
Loi, I., Angiolini, F., Fujita, S., Mitra, S., and Benini, L. 2011. Characterization and
implementation of fault-tolerant vertical links for 3-D networks-on-chip. IEEE
Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30,
no. 1, pp. 124–134.
Matsutani, H., Koibuchi, M., Hsu, F., and Amano, H. 2008. Three-dimensional layout
of on-chip tree-based networks. Proceedings of International Symposium on Parallel
Architectures, Algorithms, and Networks, Sydney, NSW, IEEE, pp. 281–288, May 7–9.
Nigussie, E., Lehtonen, T., Tuuna, S., Plosila, J., and Isoaho, J. 2007. High-performance
long NoC link using delay-insensitive current-mode signaling, Journal of VLSI
Design, Hidwai Publishing Corporation, Article ID 46514, pp. 1–13.
Pan, Y., Kumar, P., Kim, J., Memik, G., Zhang, Y., and Choudhary, A. 2009. Firefly:
Illuminating future network-on-chip with nanophotonics. International Symposium
on Computer Architecture, Austin, Texas, ACM, pp. 429–440, June 20–24.
Pande, P. P., Grecu, C., Jones, M., Ivanov, A., and Saleh, R. 2005. Performance evaluation
and design trade-offs for MP-SOC interconnect architectures. IEEE Transactions
on Computers, vol. 54, no. 8, pp. 1025–1040.
Pande, P. P., Grecu, C., Ivanov, A., and Saleh, R. 2003. High-throughput switch-based
interconnect for future SoCs. Proceedings of IEEE International Workshop on
System-on-Chip for Real Time Applications, pp. 304–310.
Patti, R. 2007. Impact of wafer-level 3-D stacking on the yield of ICs. Future Fab Int.
http://www.futurefab.com/documents.asp?d_id = 4415.
Pavlidis, V. F. and Friedman, E. G. 2007. 3-D Topologies for networks-on-chip. IEEE
Transactions on VLSI Systems, vol. 15, no. 10, pp. 1081–1090.
Pavlidis, V. F. and Friedman, E. G. 2009. Three-Dimensional Integrated Circuit Design.
Morgan Kaufmann Publishers, Burlington, MA.
Petracca, M., Bergman, K., and Carloni, L. P. 2008. Photonic networks-on-chip:
Opportunities and challenges. Proceedings of IEEE International Symposium on
Circuits and Systems, Seattle, WA, IEEE, pp. 2789–2792, May 18–21.
Savidis, I., Alam, S. M., Jain, A., Pozder, S., Jones, R. E., and Chatterjee, R. 2010.
Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D
integrated circuits. Microelectronics Journal, Elsevier, vol. 41, pp. 9–16.
Shacham, A., Bergman, K., and Carloni, L. P. 2007. The case for low-power photonic
networks-on-chip. Proceedings of Design and Automation Conference (DAC), San
Diego, California, ACM, pp. 132–135, June 4–8.
Topol, A. W., Tulipe, D. C. L., Shi, L., Frank, D. J., Bernstein, K., Steen, S. E., Kumar, A.,
Singco, G. U., Young, A. M., Guarini, K. W., and Ieong, M. 2006. Three-dimensional
integrated circuits. IBM Journal of Research and Development, vol. 50, nos. 4/5, p. 491.
Vantrease, D., Schreiber, R., Monchiero, M., Mclaren, M., Jouppi, N. P., Fiorentino, M.,
Davis, A., Binkert, N., Beausoleil, R. G., and Ahn, J. H. 2008. Corona: System implications of emerging nanophotonic technology. International Symposium on Computer
Architecture, Beijing, Peoples Republic of Chins, IEEE, pp. 153–164, June 21–25.
Ye, Y., Duan, L., Xu, J., Ouyang, J., Hung, M. K., and Xie, Y. 2009. 3D optical networkson-chip (NoC) for multiprocessor systems-on-chip (MPSoC). Proceedings of
IEEE International Conference on 3D System Integration, San Francisco, CA, IEEE,
pp. 1–6, September 28–30.
Zhang, H., George, V., and Rabaey, J. M. 2000. Low swing on-chip signaling techniques: Effectiveness and robustness. IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, vol. 8, no. 3, pp. 264–272.