74
Digital Electronics
A
0
0
1
1
B
0
1
0
1
Y
0
0
0
1
(b)
A
B
Y=A.B
(a)
Figure 4.7 Two-input AND gate.
A
B
Y=A.B.C
(a)
C
A
B
Y=A.B.C.D
(b)
C
D
A
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
B
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
C
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
D
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Y
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
(c)
Figure 4.8 (a) Three-input AND gate, (b) four-input AND gate and (c) the truth table of a four-input AND gate.
Précédent

- 95/741

Suivant