Programmable Logic Devices
345
OLMC
I/O/Q
I
8
RESET
OLMC
I/O/Q
10
OLMC
I/O/Q
12
OLMC
I/O/Q
14
OLMC
I/O/Q
16
OLMC
I/O/Q
16
OLMC
I/O/Q
14
OLMC
I/O/Q
12
OLMC
I/O/Q
10
OLMC
I/O/Q
8
Programmable
AND-Array
(132X44)
PRESET
I/CLK
1
24
12
13
I/CLK
I
I
I
I
I
I
I
I
I
I
GND
Vcc
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
GAL
22V10
I
I/O/Q
I/O/Q
I/O/Q
NC
I/O/Q
I/O/Q
I/O/Q
25
23
21
19
18
16
14
12
11
9
7
5
4
I
I
I
I
I
I
NC
26
28
2
I
I
I
NC
I/O/Q
I/O/Q
GND
I
I
Vcc
NC
I/O/Q
I/O/Q
I/CLK
GAL22V10
Top View
I
I
I
I
I
I
I
I
I
I
6
18
Figure 9.36 Basic architecture and pin connections of 22V10.
Précédent

- 364/741

Suivant