7.5 Adaptive Read Technique
121
Fig. 7.20 Adaptive memory
test-chip photo and layout
details
8Kb-TestMacro (2222.22μm x 150μm)
WL logic & Drivers
Array
Test - Logic
IO-Logic