Core 1
Core 2
in-req
in-val
data
n n +
2
in-data
out-req
out-data
out-val
eop
bop
Link 2
N
N
I
O/P
O/P
O/P
O/P
I/P
I/P
I/P
I/P
I
I/P
I/P
I/P
O/P
O/P
O/P
Local 1
Link 1
Link 1
in-data
n +
2
O/P
O/P
I/P
I/P
Link 1
in-req
in-req
in-val
in-val
n
n +
2
n
data
data
eop
in-data
eop
bop
out-req
bop
out-req
out-data
out-val
Link 3
out-val
(a)
Local 2
(b)
Link 2
(c)
Link 2 out-data
59
s
r
e
t
u
o
l r
e
v
le
m
e
t
s
)
c
d (
n
, a
t
o
o
r
)
b
, (
f
a
e
l
)
a
r (
o
s f
6
n
.
e 3
o
i
t
c
r
e
u
n
ig
n
o
F
C
.
Architecture Design of Network-on-Chip
Précédent

- 78/388

Suivant