21
on
(F
be
of
pr
6 Software N
Reconfigur
n exactly wh
Field-Program
e programme
f an FPGA.
EPLDs (E
rogrammable
Networks
rable microp
at is reconfig
mmable Gate
ed using RAM
Figure 8
Erasable Pr
e logic circui
Figure 8.2. A
processors h
gured. The b
e Arrays), w
M technolog
8.3. An examp
rogrammable
its, but they u
A DSP
have differen
best-known e
hich are arra
gy. Figure 8.3
ple of an FPGA
e Logic D
use FLASH t
nt names dep
examples are
ays of gates t
3 shows an e
A
Devices) ar
technology.
pending
FPGAs
that can
example
re also
www.it-ebooks.info