19
an
fo
sh
el
of
m
in
re
th
co
se
17
St
pr
ab
tra
co
m
fo
92 Software N
nd other man
orms, but the
hall begin b
ement today
Figure 7.2
f an ordinary
memory, gen
nput/output.
eleased, the
his is no long
Fi
At the hea
omputational
econd), at a f
7 ms to exe
tandard), for
rocessors is i
ble to suppor
32-bit arch
ansistors con
omputational
microprocesso
or RSA encry
Networks
nagement sys
e most comm
by describin
y.
shows a sm
y computer:
nerally EEP
Until new
communicat
er the case.
gure 7.2. Har
art of most s
l power of
frequency of
ecute the en
example. It
increasing at
rt much more
hitectures b
nstitute the n
l power of
ors only take
yption with a
stems. Secure
monplace to
ng smartcard
martcard cont
a microproc
PROM, a
smartcard e
tion channel
rdware archite
smartcards i
around 1-3
f 3.5 MHz. Th
ncoding alg
should be no
t such a rate
e complex al
based on RI
new generat
f around 3
e around 50 µ
a 2048-bit ke
e elements ar
day is the s
ds, as the m
aining all th
essor, ROM
communica
mbedded in
represented
ecture of the sm
is an 8-bit m
MIPS (milli
his type of m
gorithm DES
oted that the
e that new se
gorithms.
ISC process
tion of micr
30 MIPS a
µs to execute
ey.
re found in d
smartcard. Th
most classic
he physical e
, RAM, a pe
ation bus a
n a USB ke
d a weak po
martcard
microprocess
ion instructi
microprocess
S (Data Enc
power of sm
ecurity cards
sors with 1
roprocessors,
at 33 MHz
e a DES and
different
hus, we
secure
elements
ersistent
and an
ey were
oint, but
sor with
ons per
or takes
cryption
martcard
will be
million
, with a
z. Such
300 ms
www.it-ebooks.info