392
Digital Electronics
Q
T
FF
T
Q
0
1
n
Q
1
0
n+1
(a)
Q
T
FF
T
Q
0
1
n
Q
1
0
n+1
(b)
T
0
1
0
1
Q
0
0
1
1
n
Q
0
1
1
0
n+1
(c)
T
0
1
0
1
Q
0
0
1
1
n
Q
1
0
0
1
n+1
(d)
Figure 10.34 (a) Positive edge-triggered toggle flip-flop, (b) a negative edge-triggered toggle flip-flop, (c, d)
characteristic tables of level-triggered toggle flip-flops and (e, f) Karnaugh maps for characteristic tables (c, d).